Notice of References Cited	Application/Control No. 09/608,158	Applicant(s)/Patent Under Reexamination Artur Balasinski	
	Examiner Kandasamy Thangavelu	Art Unit 2123	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,038,020	03-2000	Tsukuda	356/237.5
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Axelrad, V. et al., "Efficient full-chip yield analysis methodology for OPC-corrected VLSI designs", IEEE, March 2000.
	V	Balasinski, A et al., "A novel pproach to simulate the effect of Optical Proximity on MOSFET parametric yield", IEEE, December 1999.
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.